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Abstract
Reducing test data size is one of the major challenges in
testing systems-on-a-chip. This problem can be solved by
test compaction and/or compression techniques. Having a
partially specified or relaxed test set increases the effective-
ness of test compaction and compression techniques. In this
paper, we propose a novel and efficient test relaxation tech-
nique for combinational and full-scan sequential circuits.
The proposed technique is faster than the brute-force test
relaxation method by several orders of magnitude. The ap-
plication of the technique in improving the effectiveness of
test compaction and compression is illustrated.
1. Introduction
Recent VLSI technology enables us to implement very
large systems containing millions of transistors on a single
chip. The large volume of test data that has to be stored
in the memory of the tester, and transferred between the
tester and the chip is one of the major challenges in testing
Systems-on-a-Chip (SOC) [13].
The problem of large test storage requirement has been
solved by two techniques in the literature, namely test com-
paction and test compression. The goal of test compaction
is to reduce (or compact) the number of test vectors into a
smaller number that achieves the same fault coverage. Two
types of test compaction exist, static compaction and dy-
namic compaction. In static compaction, the number of test
vectors is reduced after they are generated, whereas in dy-
namic compaction, the number of test vectors is minimized
during the automatic test pattern generation (ATPG) pro-
cess. Examples of static compaction techniques include re-
verse order fault simulation [9], forced pair merging [7], and
redundant vector elimination (RVE) [5]. Examples of dy-
namic compaction techniques include COMPACTEST [6],
and bottleneck removal [11]. The objective of test set com-
pression is to reduce the number of bits needed to represent
the test set. For test data compression, it is essential that
the compression is lossless. Several test compression tech-
niques have been proposed [1] [2] [3].
Compaction and compression techniques can achieve
better results if the test set is composed of test cubes, i.e.,
if the test set is partially specified or relaxed. In fact, most
compression techniques in the literature assume a relaxed
test set. Without the dynamic compaction option, ATPGs
generally generate fully specified test sets. The problem of
test relaxation has not been solved effectively in the litera-
ture. It can be defined as follows. Given a combinational
circuit and a fully specified test set, generate a partially
specified test set that maintains the same fault coverage
while maximizing the number of unspecified bits. One obvi-
ous way to solve this problem is to use a brute-force tech-
nique, where every bit of the test vectors is tested whether
changing it to an  reduces the fault coverage or not. This
technique has a complexity of 	
 fault simulation
runs, where  is the width of one vector, and  is the num-
ber of vectors. In each fault simulation run, only the de-
tected faults by a particular vector are simulated. It should
be noted that this technique does not produce an optimal so-
lution as it follows a particular order. Obviously, this tech-
nique is impractical for large circuits.
A partially specified test set can also be obtained using
dynamic ATPG compaction. In dynamic compaction, ev-
ery partially specified vector is processed immediately after
its generation by trying to specify primary inputs (PIs) that
are unspecified so that it will detect additional new faults.
Generally, in dynamic ATPG compaction, the remaining
unspecified assignments on primary inputs are filled with
random values. However, this feature can be disabled to ob-
tain a compact and relaxed test set. This way of generating
a relaxed test set slows down the test generation process. In
addition, dynamic ATPG compaction cannot benefit from
random test pattern generation, because this technique is
fault oriented. Furthermore, this technique does not solve
the problem of relaxing an already existing test set. Thus,
effectively, the only existing solution to the problem of re-
laxing a given test set is the brute-force method.
In addition to improving the effectiveness of test com-
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Figure 1. Circuit of Example 1.
paction and compression techniques, test relaxation can also
help in test power reduction. The relaxed bits can be spec-
ified in a way that reduces the number of transitions during
scan and hence reduce test power dissipation [10].
In this paper, we propose a novel and efficient test relax-
ation technique for combinational and full-scan sequential
circuits that maximizes the number of unspecified bits while
maintaining the same fault coverage as the one obtained by
the original test set. In brief words, the algorithm does the
following for every test vector  of the test set. First, it fault-
simulates the circuit under the test vector  and generates a
list of newly detected faults. Then, for every newly detected
fault  , it marks all the lines whose values are required for 
to be detected (i.e., excited and propagated to a primary out-
put). Obviously, the unmarked input lines are not required
for fault detection, and thus they are relaxed. As compared
to the brute-force method, our technique is faster by several
orders of magnitude.
This paper is organized as follows. Section 2 illustrates
our idea by an example. Section 3 formally describes our
test relaxation algorithm. Experimental results are given in
section 4. This section also shows the effectiveness of our
technique in improving test compaction and compression
techniques. Finally, the paper ends by a conclusion.
2. An Illustrative Example
In this section, we demonstrate our proposed test relax-
ation technique by an example. The following conventions
are assumed. To indicate that a line  is stuck at value  , we
use the notation  . The notation  is used to in-
dicate that the fault-free value of line  is  , and the faulty
value of line  is  . When we say that line  is required, we
mean that the value on line  is required.
Example 1: Consider the circuit shown in Figure 1. Sup-
pose that we apply the test vector ﬀﬂﬁﬃ! "$#%#&#%#&# . Un-
der this test, the faults ')(*+# , '-,*.# , '/.0/ , '10.# , ﬂ2*0/ ,
and 0/ are detected. Assume that the newly detected fault
is only 34/ , i.e., other faults are either previously detected
by an earlier test vector, or not part of the fault list. For
the fault 30/ to be detected, it has to be activated (excited)
and propagated to the primary output ')( . The assignment
5# is required for exciting the fault. The assignments
')678# and '/9:# are required for fault propagation.
The assignment ')6;<# can be satisfied by either one of
the two assignments ﬁ=<# , or ﬃ! 8<#%# . If we choose
to satisfy ')6>?# by the assignment ﬁ@A# , then the as-
signment ﬃ! BC#&# is no longer necessary, and this implies
that we can relax ﬁﬃD to #% . Similarly, if we choose to
satisfy ')6EA# by the assignment ﬃ! FA#%# , then ﬁﬃ! 
can be relaxed to G#%# . This shows that a test vector can be
relaxed in more than one way, and some ways might have
more relaxed bits than others.
The other requirement for fault propagation, which is
'/HI# , appears to be already satisfied because we already
have marked the assignment J@# as required, and this
assignment produces '/CK# . This results in an incor-
rect relaxation of the input  . To show this, assume that
stem  is faulty, i.e., 8L#*0/ . In this case, if line  is
relaxed, the fault on the stem will not propagate to the out-
put. It will be masked by the  value on line  , producing
the value /. on the output ')( . The problem occurs be-
cause we justified the requirement on line '/ from line !/ ,
which is reachable from the fault on the stem  . Justify-
ing a required value from a reachable line guarantees that
the required value is satisfied in the fault-free machine but
not in the faulty machine. This problem can be avoided by
justifying the required value from an unreachable line. This
guarantees that the value will be satisfied for both the fault-
free and the faulty machines. For this example, the required
value on line '/ has to be satisfied by marking line  as
required, resulting in the test vector MﬂﬁﬃD N8/O#%#% ,
or M3ﬁﬃ! <L/P#%Q#%# . This example shows that we need
to identify lines that are reachable from faulty stems before
justifying the required values. In Figure 1, reachable lines
from stem  are !/ , ﬂ2 , '1 , '-, , and ')( .
After this introductory example, we describe our tech-
nique in a formal way.
3. Proposed Technique
Before explaining the proposed technique, let’s have the
following definitions.
Definition 1 A gate input is said to be sensitive in a test
vector  if complementing its value changes the value of the
gate output from  to  where DRESO#TP/+U [8].
Definition 2 Let line  be an input of a gate ' . The output
of line  is defined to be the output of G.
Definition 3 Let line  be an input of a gate ' . The side
inputs of line  are defined to be the input lines of ' other
than  .
Algorithm 1 Main Algorithm
for every test vector  do
Fault simulate the circuit under the test 
for every newly detected fault  do
BuildRequirementList(  )
for every line  in V do
justify(  )
end for
Mark all lines as unreachable
end for
Output relaxed vector
Mark all Lines as non-required
end for
Definition 4 The requirement list V of a given fault is the
set of lines whose values are required to detect (i.e., excite
and propagate) that given fault.
Definition 5 A line  is said to be reachable from a stem W
if the fault effect in stem W reaches line  .
Algorithm 1 shows an outline of the proposed test relax-
ation technique. For every test vector  , the main algorithm
proceeds as follows. It fault simulates the circuit to identify
newly detected faults. Then, for every newly detected fault
 , it builds the requirement list V of  , and justifies these re-
quirements. In what follows, we explain each one of these
tasks.
Algorithm 2 builds the requirement list V for the fault
 . Assuming  is the faulty line, the algorithm works as
follows. It adds  to the requirement list (fault activation).
After the while loop is over,  is either an output or a fanout
stem. In either case, the requirement for propagating  to
 is stored in V . However, if  is an output, the algorithm
terminates, because the requirements to detect  are com-
pleted. This situation occurs when the propagation path
of  does not contain any fanout stem. Otherwise, it calls
an event driven procedure for marking reachable lines from
the fanout stem  , i.e., XZY*[+\4]^Y*_P`Y4abc^OVedfg^W shown in Al-
gorithm 3. This procedure returns an output h in which
 propagates to. The jiQdkl*]^miQdf[.^On^O	oVpdoWP procedure
continues by tracing the propagation path of  starting from
the output h . It adds all unreachable inputs in the propa-
gation path of  to the requirement list V (to ensure fault
propagation).
In the XZY*[+\4]^Y*_P`Y4abc^OVedfg^W algorithm, once an output
is reached, the loop is over and that output will be returned.
The function ]H^Y0_q`QY4ab^0rTs0
 in the algorithm returns true
if and only if the fault effect in stem s reaches the line  . The
following lemmas provide the rules used by the function
]H^Y0_q`QY4ab^0rTs0
 .
Lemma 1 Let  be the output of an AND, NAND, OR, or
Algorithm 2 BuildRequirementList(  )
Let  be the line that has the fault 
Add  to V
while  is not a fanout stem nor a primary output do
Add side inputs of  to V
gt output of 
end while
if  is a primary output then
Return
end if
Let WﬀI
h)t MarkReachableLines(  )
Let  utwv
Add h to  
while  ?xyv do
Let s be an element in  
Remove s from  
for every input d of s do
if dzxyW then
if d is reachable then
Add d to  
else
Add d to V
end if
end if
end for
end while
NOR gate. Then  is reachable from stem W iff one of the
following conditions is satisfied:
1. Only sensitive inputs of  are reachable from stem W .
2. Only the non-sensitive inputs of  having controlling
value are reachable from stem W , and none of the other
gate inputs has an  value.
Lemma 2 Let  be the output of a 2-input XOR/XNOR gate.
Then  is reachable from stem W iff only one input is reach-
able from stem W , and the other input does not have an 
value.
Algorithm 4 is the justification algorithm that is used in
the main algorithm to justify the requirements. Assuming
that line  is to be justified, the algorithm proceeds as fol-
lows. If  is a primary input (PI), the algorithm marks it as
required and returns. If  is a single-input, XOR or XNOR
gate, all the values on  ’s inputs have to be justified. Simi-
larly, all the values on the inputs of  have to be justified if 
has a non-controlling value (assuming 0-inversion). How-
ever, if  has a controlling value, then we need to check if it
has an unreachable input with a controlling value. If it has,
then it is sufficient to justify the value using that unreach-
able input. Otherwise, all the values on the inputs will be
Algorithm 3 MarkReachableLines(  )
Let  {t8v
Let s3t:
Add  to  
while  Ax|v do
Let }t element in  with minimal level
remove  from  
if ]^Y*_P`Y4abc^*coTfs*
 then
if  is a primary output then
Mark  as reachable from s
Return 
else if  is not a fanout stem then
Mark  as reachable from s
Add output of  to  
else
for every fanout branch a of  do
Mark a as reachable from s
Add output of a to  
end for
end if
end if
end while
justified. This situation occurs when  can only be justified
from a reachable line.
Note that in justifying a required controlling value, there
could be several unreachable inputs with controlling value.
In this case, priority is given to an input that is already
marked as required. Otherwise, cost functions are used to
guide the selection. Our objective from cost functions is to
justify the required values by the smallest number of assign-
ments on the primary inputs. This will result in increasing
the number of  ’s extracted from relaxing a test vector. Cost
functions are used to provide a relative measure on the se-
lection that reduces the number of required assignments on
the PIs.
The well-known recursive controllability cost func-
tions [8] can be used for this purpose as they give a relative
measure of the number of PI assignments required to jus-
tify a required value. For every line  , we compute two cost
functions ﬁ~0c
 and ﬁ%
 . For example, for an AND gate
whose output is  and that has d inputs, the cost functions
are computed as:
ﬁ~*c
p|

ﬁ~0do

ﬁ

c
py

ﬁ

do

The cost is computed for other gates in a similar way. Ini-
tially, ﬁ ~ c
 and ﬁ  cc
 are assigned a value of 1 for PIs. In
our work, we call these cost functions the regular cost func-
tions. Regular cost functions are accurate for fanout-free
Algorithm 4 justify(  )
if if  is a PI then
mark  as required
else if  is an output of a one input, XOR, or XNOR gate,
or  has a non-controlling value then
for every input s of  do
justify(s )
end for
else if there is an unreachable input line s of  with con-
trolling value then
justify(s )
else
for every input s of  do
justify(s )
end for
end if
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Figure 2. Illustration of selection criteria.
circuits. However, when fanouts exist, regular cost func-
tions do not take advantage of the fact that a stem can justify
several required values.
To take advantage of that, we propose new cost func-
tions, called the fanout-based cost functions. Note that these
cost functions are different from the fanout-based cost func-
tions given in [8]. These functions are computed for an
AND gate as follows. Let  be the output of an AND gate
with Ł inputs. Let cc denote the fanout (i.e., the number
of fanout branches) of line  . Then, the fanout-based cost
functions are computed as:

ce"Q

Łk
cc
z
e

z
Łk
cc
The advantage of the proposed fanout-based cost functions
over the regular cost functions given in [8] is illustrated by
the following example.
Example 2: Consider the circuit shown in Figure 2. The
detected faults under the shown test vector are )0 and

. . The value 0 on - is required. Note that this value
can be justified either through ) or   . If the regular
cost functions, given in [8], are used then  c)&¡$¢ and
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Figure 3. Another illustration of selection cri-
teria.
ﬁe~*'10
3<2 . If '1 is selected this will result in the two
required values  A# and £A# and the test vector will
be relaxed to ﬀﬂﬁﬃ! j£¤¥/qQQ#&# . If ')6 is selected,
then this may result in either of the following assignments
SO?#T¦ﬁ"§#4U , SO?§#T¦ﬃ=§#4U , Sﬁ§#T¦ﬃ=§#4U , or
SﬁyI#4U . According to this selection criterion, any of these
choices is possible since they have the same cost. However,
if the fanout-based criterion is used, then ﬁ ~ ')6*
z"/ and
ﬁ
~
'10
e|2 , which will select ')6 to justify the value. Now
in justifying '/ﬀC# , the assignment ﬁu|# will be selected
since ﬁ~0cﬁ)
e{/%2 while ﬁ~03
pu/ . Similarly, in justify-
ing the requirement '-23I# , the assignment ﬁ{y# will be
selected for the same reason. Thus, the test in this case will
be relaxed to /PQ#+Q .
While the fanout-based cost functions provide better se-
lection criteria than the regular cost functions in general,
there are some cases where this is not true as illustrated by
the following example.
Example 3: Consider the circuit shown in Figure 3. The de-
tected fault under the shown test vector is ')¨00/ . To justify
the required value on ')¨ , we could either select 'j©-I# or
'ZI# . Using the fanout-based cost functions, ﬁ ~ 'j©+
p{/
and ﬁ ~ '-
9ª/ . If 'j©Z¤# is selected, then this will
result in two primary input assignments, namely ªN#
and  «¬# . However, using the regular cost functions
ﬁe~*'j©%
­$2 and ﬁ~*c'-
­B/ . Thus, the assignment 'B$#
will be selected resulting in a more relaxed vector. Thus,
in this example using the regular cost functions leads to a
better solution.
To take advantage of both cost functions, we propose a
weighted sum cost function of the two cost functions. Let
ﬁ
~®
cc
Mcﬁ
¯

r
 denote ﬁ ~ 
zcﬁ  c
¯
 based on the regular
cost functions, while ﬁ ~±° cc
­cﬁ r° cc
r
 denote ﬁ ~ cc
­cﬁ  c
¯

based on the fanout-based cost functions. Then, the pro-
posed cost functions are as follows:
ﬁ~*c
pIC²Pﬁ~®+cc
g³´u²Pﬁ~±°&cc

ﬁ¡+c
pIC²Pﬁ¡¦+cc
g³´u²Pﬁ¡r°&cc

As will be shown in the next section, a weight of I{/ and
B|( seems to be a good heuristic.
4. Experimental Results
In order to demonstrate the effectiveness of our proposed
test relaxation technique, we have performed experiments
on a number of the largest ISCAS85 and full-scanned ver-
sions of ISCAS89 benchmark circuits. The experiments
were run on a SUN Ultra60 (UltraSparc II-450 MHZ) with
a RAM of 512 MB. We have used the test sets generated
by MinTest [5], which are highly compacted test sets that
achieve 100% fault coverage of the detectable faults in each
circuit.
In Table 1, we compare the proposed test set relaxation
technique with the brute-force relaxation method. The first,
second, and third columns in the table indicate the circuit
name, the number of primary inputs, and the number of
test vectors in each circuit, respectively. We compare the
two techniques in terms of the percentage of  ’s extracted,
and the CPU time taken for relaxation. We have used the
fault simulator HOPE [4] for fault simulation purposes. It
is important to point out here that the fault coverage of the
relaxed test sets based on the brute-force method and the
proposed technique is the same as the fault coverage of the
original test set, i.e. exact test set relaxation and no drop in
the fault coverage.
It is very interesting to observe that, for all the circuits,
the CPU time taken by our proposed technique is less than
the brute-force method by several orders of magnitude. The
brute-force method requires astronomical CPU times for
large circuits and hence is impractical.
The percentage of  ’s obtained by our technique is also
close to the percentage of  ’s obtained by the brute-force
method for most of the circuits. The difference in the per-
centage of  ’s obtained ranges between 1% and 8%. The
average difference is about 3%. For nine of the ten circuits,
the difference is less than 4%. It should be observed that the
brute-force method implicitly chooses the output for detect-
ing a fault that maximizes the number of  ’s according to
the order used. However, our technique does not do any op-
timization in selecting the best output for detecting a fault.
This can be investigated in future work.
In Table 2, we show the effect of the cost functions used
in justifying required values on the percentage of  ’s ex-
tracted. Results are shown for several combinations of the
two cost functions, namely the regular and the fanout-based
cost functions, used in our work by varying the weights
given to each. Note that weight  is for the regular cost
function and weight  is for the fanout-based cost function.
As can be seen from the table, for all the circuits the use of
cost functions results in higher percentage of  ’s extracted
than without using the cost functions. A difference of up
Table 1. Test relaxation comparison between the proposed technique and the brute-force method.
Percentage of  ’s CPU Time (seconds)
No. No. Brute-Force Proposed Brute-Force Proposed
Circuit Inp. Vec. Technique Technique Technique Technique
c5315 178 37 54.37 52.080 1192 1.1
c7552 207 73 55.45 52.075 6645 5.9
c2670 233 44 69.63 68.767 2757 1.0
s5378 214 97 74.14 70.753 7451 1.0
s9234.1 247 105 70.29 66.408 19837 3.0
s15850.1 611 94 80.96 78.830 87120 6.0
s13207.1 700 233 93.36 92.928 629100 5.0
s38584.1 1464 110 80.72 77.951 715000 14.0
s38417 1664 68 67.36 66.171 374000 10.1
s35932 1763 12 36.68 28.238 20358 10.0
Table 2. Cost function effect on the extracted percentage of  ’s.
A=0 A=0 A=1 A=1 A=1 A=1 A=1 A=1 A=1
Circuit B=0 B=1 B=0 B=1 B=2 B=3 B=4 B=5 B=6
c5315 48.527 52.065 50.076 52.080 52.080 52.080 52.080 52.080 52.080
c7552 48.091 52.068 48.329 52.075 52.075 52.075 52.075 52.075 52.075
c2670 65.899 68.377 66.407 68.748 68.748 68.757 68.767 68.767 68.767
s5378 68.422 71.057 69.891 70.484 70.484 70.647 70.652 70.753 70.753
s9234.1 63.621 65.949 64.372 66.046 66.046 66.030 66.189 66.377 66.408
s15850.1 77.693 78.971 77.855 78.391 78.448 78.791 78.823 78.830 78.830
s13207.1 92.457 92.920 92.485 92.920 92.925 92.928 92.928 92.929 92.928
s38584.1 75.328 78.072 75.839 77.794 77.795 77.795 77.827 77.933 77.951
s38417 65.518 66.467 65.865 66.162 66.164 66.163 66.171 66.171 66.171
s35932 22.986 27.415 28.120 28.238 28.238 28.238 28.238 28.238 28.238
Average 62.854 65.336 63.924 65.294 65.300 65.350 65.375 65.415 65.420
to 5% is observed. Furthermore, it is clearly indicated from
the table that the proposed fanout-based cost functions pro-
duce better results than the regular cost functions. However,
a combined cost function with a weight of 1 for the regular
cost function and a weight of 6 for the fanout- based cost
function seems to be a good cost measure as it provides the
highest percentage of extracted  ’s on average.
To illustrate the application of test relaxation in im-
proving the effectiveness of test compression, we have ap-
plied the Frequency-Directed Run-Length (FDR) compres-
sion technique in [1] on the used test sets. Table 3 shows the
test compression results. The first column shows the circuit
name, and the last three columns show the compression ra-
tio for the original test set without relaxation, the relaxed
test set based on the brute-force method, and the relaxed
test set based on the proposed technique, respectively. As
is shown in the table, for all the circuits, the FDR technique
achieves negative compression ratios. (i.e., compressed test
set is larger than original test set). However, significant
compression is achieved based on the relaxed test sets. Both
the brute-force relaxation and our proposed relaxation tech-
nique achieve comparable compression ratio for most of the
circuits. In general, the higher the percentage of  ’s ex-
tracted the higher the compression ratio. However, the lo-
cation of  ’s and their distribution certainly have an impact
on the results. From those results, it is clear that in order
to have effective test compression, it is crucial to have a re-
laxed test set and an efficient test relaxation technique.
In order to demonstrate the impact of test relaxation
on test compaction, we have used HITEC [12] to gener-
ate test sets that detect all the detectable faults on some
of the benchmark circuits used. The second column in Ta-
ble 4 shows the number of test vectors obtained by HITEC.
Then, we compacted the test vectors based on applying the
reverse-order and random order fault simulation for 20 it-
erations. The compacted test sets are shown in the third
Table 3. Effect of relaxation on test compres-
sion ratio.
Compression Ratio
Fully Relaxed Tests
Circuit Specified Tests Brute-Force Proposed
c5315 -25.63 20.47 20.06
c7552 -19.48 37.13 34.18
c2670 -24.93 43.84 43.46
s5378 -27.86 46.85 43.67
s9234.1 -25.52 34.80 31.99
s15850.1 -23.41 56.49 56.77
s13207.1 -25.97 78.78 79.51
s38417 -29.08 37.66 35.92
Table 4. Effect of relaxation on test com-
paction.
Number of Test Vectors
Circuit Original ROF Brute-Force Proposed
c5315 193 119 100 103
c2670 154 106 98 101
s5378 359 252 136 140
s9234.1 620 376 200 214
s13207.1 633 478 252 257
s35932 80 63 37 33
column of the table. Next, we relaxed the compacted test
sets based on both the brute-force test relaxation technique
and our proposed technique. To achieve further compaction
on the relaxed test sets, we merged compatible test vectors.
Two test vectors are considered compatible if their corre-
sponding bits are either equal or one of them is an  . The
fourth and fifth columns show the number of merged test
vectors based on the brute-force relaxed test set and the
relaxed test set based on our technique, respectively. As
can be seen from the results, over 1&#0µ test compaction is
achieved for most of the circuits based on merging compat-
ible vectors. Due to the larger percentage of  ’s achieved
by the brute-force method, more compacted test sets are
obtained except for circuit s35932. As demonstrated by
the results, starting with a compacted test set, significantly
higher compaction can be achieved by relaxing the test set
and merging compatible vectors.
5. Conclusion
In this paper, we have presented a novel and efficient
test relaxation technique for combinational and full-scan se-
quential circuits. While achieving slightly less test relax-
ation quality than brute-force test relaxation, the technique
is faster by several orders of magnitude. Based on cost func-
tions, the technique maximizes the number of  ’s extracted
without any drop in the fault coverage. The application of
the proposed test relaxation technique in achieving more ef-
fective test compaction and compression has been demon-
strated.
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